HDL Works offers high-performance, intuitive SW tools for complex HDL design and FPGA / PCB verification
ConnTrace – Viewing connections between large components on one or multiple PCBs and FPGAs
IO Checker – FPGA versus PCB pin assignment verification
HDL Companion – The SWISS Army knife for every HDL Design Engineer
EASE – Graphical HDL Entry
ConnTRACE – Viewing connections between large components
on one or multiple PCBs and FPGAs
Complex electronic systems consist of one or more PCBs. They can be connected using a backplane, daughter boards and/or cables. Each schematic has to be manually checked for the correct signal names. Verifying interconnect between components on different boards is even more tedious. ConnTrace offers an easy and smart way to organize and view the schematic data.
Instead of comparing two lists with hundreds of pins for each connector manually, or browsing through a netlist file, you can load all the PCB netlist files in ConnTrace and define how boards are connected.
ConnTrace has an unique tabular netlist view which shows the netlist and selected (large) components (over multiple boards). The view (with the various sorting and filter options) makes it easy to see how components are connected.
Quite often the signal names are different on the connected boards, but are correctly connected. ConnTrace uses rules (based on regular expressions) to match the signal names between PCBs. It allows the tool to validate groups of matches although individual signals can still differ. The rules can be generated automatically and be fine-tuned by the designer. The automated approach will often match 80% to 90% of all connector pins.
The flexibility of ConnTrace allows it to be used in any design flow and does not require any design methodology. The rule generator in combination with the sorted problem view allows engineers to validate large systems in a few hours.
Once the project and the connections between boards are defined it is a simple task to re-verify the connectivity when changes were made to the PCBs or FPGAs. All out-of-date files can be processed in one action.
Any FPGA present on a board can be visualized as (virtual) board based on information extracted from the pin report file (generated by your FPGA development tool) or an constraint file. This allows you to easily see how the FPGA IO signals connect to the other boards and FPGAs in your system.
Features & Benefits
Explore ConnTrace features:
IO Checker – Verifying a 1000+ FPGA IO pins between PCB and FPGA in 30 minutes
|When using placing a large FPGA on a PCB making sure that the FPGA pins are connected to the right signals on the PCB is a cumbersome task. On the FPGA side the pins are assigned to the HDL signals that form the top level of the logic implemented on the FPGA. On the PCB side the pins have to be connected to the proper net that will connect it to other components on the PCB. Because implementation of FPGA and PCB is often done in parallel and by different engineers, the signal names used are not always identical. To make things even worse, it is often necessary to perform pin swaps to prevent PCB routing problems. These pin swaps have to be made both on the FPGA and the PCB. As this is almost always manual work, and current devices have over 1500 pins, a mistake is easily made.
IO Checker uses rules (based on regular expressions) to match the signal names in both the FPGA and PCB design environment. It allows the tool to validate groups of matches although individual signals can still differ. The rules can be generated automatically and be fine-tuned by the designer. The automated approach will often match 80% to 90% of all device pins.
The flexibility of IO Checker allows it to be used in any design flow and does not require any design methodology. The rules generator in combination with the sorted problem view allows engineers to validate a 1000+ pins device in half an hour.
Once the project and its rules are defined it is a simple task to keep the FPGA and PCB data consistent. All out-of-date files are processed in one action and all changes are reported.
Verifying an FPGA
in 6 Minutes
in 8 minutes
Explore IO Checker features
Other IO Checker details
HDL Companion – is the HDL designer’s Swiss army knife
It will help you to get and keep a good overview of any HDL design, including third party IP, legacy code and other HDL sources. Complete design directories and design files are dragged into HDL Companion and a complete design overview is created in seconds, uncovering information regarding numerous aspects of the design. The GUI offers many ways to navigate through the design and explore the details you’re looking for.
The embedded fuzzy parsers accept any SystemVerilog, VHDL or mixed HDL design code; even if the code is incomplete or contains errors. Syntactically correct HDL can also be linted to find problems not reported by the compilers.
|HDL Companion has a unique setup of three main windows and a console window, which together offer a complete overview of your design, from high level structure to the details in the source code. The excellent navigation capabilities, including signal tracing, offer you an easy way to find an object and show its details.
The Console Window shows all syntax errors and warnings, which can easily be located in the HDL source using hot links from the Console Window to the Scriptum Window. The Console Window also functions as a Tcl interpreter, where any Tcl script or shell command can be executed.
Other features include a language sensitive text editor, revision control and interfaces to all major simulation and synthesis tools.
EASE – Graphical HDL Entry
EASE offers the best of both worlds with your choice of graphical or text based HDL entry. You don’t need to be a master of either Verilog or VHDL. When you’re creating a new design, just enter your design using your mix of graphics and text. EASE automatically generates optimized HDL code for you in the selected language – VHDL or Verilog. Industry standard version control environments deal with design and configuration management enabling multiple users to work simultaneously on one EASE project.